

1c617 U.S. PTO
12/14/98

APPLICATION
FOR
UNITED STATES LETTERS PATENT

TITLE: THREE-SIDED BUTTABLE CMOS IMAGE SENSOR

APPLICANT: ERIC R. FOSSUM

09241748 424498

"EXPRESS MAIL" Mailing Label Number EM32746331443
Date of Deposit 12-14-98

I hereby certify under 37 CFR 1.10 that this correspondence is being deposited with the United States Postal Service as "Express Mail Post Office To Addressee" with sufficient postage on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Eric R. Fossum Clerk

BURCAN CLARK

THREE-SIDED BUTTABLE CMOS IMAGE SENSOR

CROSS REFERENCE TO RELATED APPLICATIONS

This application claims the benefit of U.S. Provisional
Application Serial No. 60/069,700, filed on December 16, 1997,
5 which is incorporated herein by reference.

BACKGROUND

Each chip producer, or "foundry", often has its own set of
rules regarding the sizes of chips that can be made in that
foundry. A common limit is, for example, 20 x 20 mm². It is
10 relatively difficult to form a large format image sensor, i.e.,
one larger than that.

Active pixel sensors have integrated amplifiers and other
logic formed on the same substrate with the image sensor chip.
This obviates certain problems that are associated with charge-
15 coupled devices. The typical active pixel sensor chip has logic
along at least two edges of the chip. The other edges of the
chip are typically formed with "guard rings" around the edge of
the image sensor.

SUMMARY

20 According to this system as disclosed herein, a large format
image sensor is formed from multiple, smaller, sensor chips.

These chips are preferably active pixel sensors that require logic on chip to be associated with the pixels of the image sensor.

Certain parts of the control structure, e.g., the row addressing mechanism, needs to be individually associated with the rows of the image sensor. In a typical active pixel sensor, these parts were located along certain edges of the chip to avoid the otherwise need to run a large number of lines across the image sensor to the rows. Other such structure can include a buffer to sample and hold results from the pixels, and other associated row structure.

Previous active pixel image sensors formed a continuous rectangle at some area on the chip. At least two of the other edges were masked by the support circuitry.

The presently-disclosed system goes against this established teaching. The chip driver circuitry is formed into the shape of two pixel pitches. The circuitry placed in a central, adjacent two columns in the image sensor. This leaves three sides of the sensor array being close to the edge of the chip, and hence buttable to other similar chips. The multiple butted chip assembly is used to obtain a large format image.

The missing two pixels in the center of the array are interpolated from the neighboring sensor signals by using standard software.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other aspects of the invention will now be described with reference to the attached drawings, in which:

Figure 1 shows a preferred embodiment with a plurality of
5 butted chips;

Figure 2 shows a close up of the butted area;

Figure 3 shows the layout of the driver circuit.

DESCRIPTION OF THE PREFERRED EMBODIMENT

An image sensor of the preferred embodiment is shown in
10 FIG. 1.

FIG. 1 shows six of the specially-configured image sensor chips butted against each other. Each chip is preferably rectangular, although more generally, each of the chips needs to have a first set of parallel edges, and a second set of parallel
15 edges. Each of the chips has an image sensor portion and a control portion. The control portion includes a centralized control portion 130 adjacent a blocked edge of the chip, and a row-local control portion 132. The row-local control portion 132 runs up the center of the image sensor area 102, masking a
20 central two pixels of the image sensor.

The image sensor portions 102 of the various separated chips are shown hatched in FIG. 1. Each image sensor is surrounded by a guard ring 103 that protects the image sensor, and biases the

image sensor portion as appropriate. The guard ring is typically about 40 μm in size.

Insaid There can be a small space 107 between the two adjacent chips 106, 109 due to the roughness of the edges. The small space is typically of the order of μm .

Hence, the adjacent image sensor areas abut against each other with a separation equal to two guard rings (e.g., 80 μm), and the roughness space. If 40 μm pixels are used, then the distance between the adjacent image sensor areas is within 2-4 pixels. This distance between adjacent image sensor areas is preferably small enough that the missing pixels can be interpolated using standard missing pixel interpolation techniques. Preferably, the distance is less than 2 pixels.

Similarly, image sensor area 102 also abuts against image sensor area 108 of chip 110. As can be seen, the image sensor areas of each of the chips abut against each other.

FIG. 2 shows a close up in the area 120. The pixel columns 200 and 202 are located in the chip 100, as is the guard ring 103. The pixel columns 204 and 206, and the guard ring 208, are located in the chip 106. A small space 210 is located between the chips.

Generically, the image sensor should extend up to the edge, which means that no circuitry other than the guard ring is formed between the image sensor and the edge of the substrate. More

preferably, the image sensor comes within 1 pixel pitch of the edge, thereby allowing interpolation to reconstruct any missing pixels.

INS A2> Hence, the pixels 204 are those adjacent pixels 202 or
5 separated by a space that is preferably less than one - two
pixels wide. The array of image sensors 99 therefore forms a
system where each pixel is separated from each adjacent pixel in
the adjacent image sensor by an amount that is small enough to
allow interpolation of the missing space, to thereby obtain an
10 uninterrupted image.

FIG. 3 shows a close up of the area 122 in FIG. 1. The
center two pixels of the image sensor include drivers 300, 302
for each of the pixel rows. These can be bit decoders to select
the rows, or shift registers which select one row after another.

INS A3> SRAM 304 stores temporary results, and also buffers the
15 information as needed. Connections 306 can couple commands to
the row circuitry. The overall chip driver 310 can be the same
as conventional, including A/D converters for each column and the
like. Element 312 also preferably include a two-pixel
20 interpolator that is used to interpolate for the missing pixels
at areas 105 and 107. Pixel interpolation is well known in the
art, and is described, for example, in US Patent no. 4,816,913.
More preferably, the pixel interpolation is done in software.

Although only a few embodiments have been described in detail above, other embodiments are contemplated and are intended to be encompassed within the following claims. For example, the row support circuitry can be different in shape than the described system. In addition, other modifications are contemplated and are also intended to be covered. For example, while this system suggests the row-drivers being in the center of the image sensor, they could be off center in a location, for example, that is statistically less likely to matter in the final image. Center is preferred, since this equally spaces the pixel gaps between chips and in the chip center.